V8 Project
v8::internal::compiler::LoopInfo Struct Reference
+ Collaboration diagram for v8::internal::compiler::LoopInfo:

Public Member Functions

void AddOutgoing (Zone *zone, BasicBlock *block)
 

Public Attributes

BasicBlock * header
 
ZoneList< BasicBlock * > * outgoing
 
BitVectormembers
 
LoopInfoprev
 
BlockListend
 
BlockListstart
 

Detailed Description

Definition at line 758 of file scheduler.cc.

Member Function Documentation

◆ AddOutgoing()

void v8::internal::compiler::LoopInfo::AddOutgoing ( Zone zone,
BasicBlock *  block 
)
inline

Definition at line 766 of file scheduler.cc.

766  {
767  if (outgoing == NULL) outgoing = new (zone) ZoneList<BasicBlock*>(2, zone);
768  outgoing->Add(block, zone);
769  }
void Add(const T &element, AllocationPolicy allocator=AllocationPolicy())
Definition: list-inl.h:17
enable harmony numeric enable harmony object literal extensions Optimize object Array DOM strings and string trace pretenuring decisions of HAllocate instructions Enables optimizations which favor memory size over execution speed maximum source size in bytes considered for a single inlining maximum cumulative number of AST nodes considered for inlining trace the tracking of allocation sites deoptimize every n garbage collections perform array bounds checks elimination analyze liveness of environment slots and zap dead values flushes the cache of optimized code for closures on every GC allow uint32 values on optimize frames if they are used only in safe operations track concurrent recompilation artificial compilation delay in ms do not emit check maps for constant values that have a leaf deoptimize the optimized code if the layout of the maps changes enable context specialization in TurboFan execution budget before interrupt is triggered max percentage of megamorphic generic ICs to allow optimization enable use of SAHF instruction if enable use of VFP3 instructions if available enable use of NEON instructions if enable use of SDIV and UDIV instructions if enable use of MLS instructions if enable loading bit constant by means of movw movt instruction enable unaligned accesses for enable use of d16 d31 registers on ARM this requires VFP3 force all emitted branches to be in long enable alignment of csp to bytes on platforms which prefer the register to always be NULL
ZoneList< BasicBlock * > * outgoing
Definition: scheduler.cc:760

References v8::internal::List< T, AllocationPolicy >::Add(), NULL, and outgoing.

Referenced by v8::internal::compiler::Scheduler::ComputeSpecialRPO().

+ Here is the call graph for this function:
+ Here is the caller graph for this function:

Member Data Documentation

◆ end

BlockList* v8::internal::compiler::LoopInfo::end

Definition at line 763 of file scheduler.cc.

Referenced by v8::internal::compiler::Scheduler::ComputeSpecialRPO().

◆ header

BasicBlock* v8::internal::compiler::LoopInfo::header

◆ members

BitVector* v8::internal::compiler::LoopInfo::members

◆ outgoing

ZoneList<BasicBlock*>* v8::internal::compiler::LoopInfo::outgoing

◆ prev

LoopInfo* v8::internal::compiler::LoopInfo::prev

Definition at line 762 of file scheduler.cc.

Referenced by v8::internal::compiler::Scheduler::ComputeSpecialRPO().

◆ start

BlockList* v8::internal::compiler::LoopInfo::start

Definition at line 764 of file scheduler.cc.

Referenced by v8::internal::compiler::Scheduler::ComputeSpecialRPO().


The documentation for this struct was generated from the following file: