V8 Project
regexp-macro-assembler-arm.h
Go to the documentation of this file.
1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file.
4 
5 #ifndef V8_ARM_REGEXP_MACRO_ASSEMBLER_ARM_H_
6 #define V8_ARM_REGEXP_MACRO_ASSEMBLER_ARM_H_
7 
10 #include "src/macro-assembler.h"
11 
12 namespace v8 {
13 namespace internal {
14 
15 
16 #ifndef V8_INTERPRETED_REGEXP
18  public:
19  RegExpMacroAssemblerARM(Mode mode, int registers_to_save, Zone* zone);
21  virtual int stack_limit_slack();
22  virtual void AdvanceCurrentPosition(int by);
23  virtual void AdvanceRegister(int reg, int by);
24  virtual void Backtrack();
25  virtual void Bind(Label* label);
26  virtual void CheckAtStart(Label* on_at_start);
27  virtual void CheckCharacter(unsigned c, Label* on_equal);
28  virtual void CheckCharacterAfterAnd(unsigned c,
29  unsigned mask,
30  Label* on_equal);
31  virtual void CheckCharacterGT(uc16 limit, Label* on_greater);
32  virtual void CheckCharacterLT(uc16 limit, Label* on_less);
33  // A "greedy loop" is a loop that is both greedy and with a simple
34  // body. It has a particularly simple implementation.
35  virtual void CheckGreedyLoop(Label* on_tos_equals_current_position);
36  virtual void CheckNotAtStart(Label* on_not_at_start);
37  virtual void CheckNotBackReference(int start_reg, Label* on_no_match);
38  virtual void CheckNotBackReferenceIgnoreCase(int start_reg,
39  Label* on_no_match);
40  virtual void CheckNotCharacter(unsigned c, Label* on_not_equal);
41  virtual void CheckNotCharacterAfterAnd(unsigned c,
42  unsigned mask,
43  Label* on_not_equal);
45  uc16 minus,
46  uc16 mask,
47  Label* on_not_equal);
48  virtual void CheckCharacterInRange(uc16 from,
49  uc16 to,
50  Label* on_in_range);
51  virtual void CheckCharacterNotInRange(uc16 from,
52  uc16 to,
53  Label* on_not_in_range);
54  virtual void CheckBitInTable(Handle<ByteArray> table, Label* on_bit_set);
55 
56  // Checks whether the given offset from the current position is before
57  // the end of the string.
58  virtual void CheckPosition(int cp_offset, Label* on_outside_input);
59  virtual bool CheckSpecialCharacterClass(uc16 type,
60  Label* on_no_match);
61  virtual void Fail();
63  virtual void GoTo(Label* label);
64  virtual void IfRegisterGE(int reg, int comparand, Label* if_ge);
65  virtual void IfRegisterLT(int reg, int comparand, Label* if_lt);
66  virtual void IfRegisterEqPos(int reg, Label* if_eq);
68  virtual void LoadCurrentCharacter(int cp_offset,
69  Label* on_end_of_input,
70  bool check_bounds = true,
71  int characters = 1);
72  virtual void PopCurrentPosition();
73  virtual void PopRegister(int register_index);
74  virtual void PushBacktrack(Label* label);
75  virtual void PushCurrentPosition();
76  virtual void PushRegister(int register_index,
77  StackCheckFlag check_stack_limit);
78  virtual void ReadCurrentPositionFromRegister(int reg);
79  virtual void ReadStackPointerFromRegister(int reg);
80  virtual void SetCurrentPositionFromEnd(int by);
81  virtual void SetRegister(int register_index, int to);
82  virtual bool Succeed();
83  virtual void WriteCurrentPositionToRegister(int reg, int cp_offset);
84  virtual void ClearRegisters(int reg_from, int reg_to);
85  virtual void WriteStackPointerToRegister(int reg);
86  virtual bool CanReadUnaligned();
87 
88  // Called from RegExp if the stack-guard is triggered.
89  // If the code object is relocated, the return address is fixed before
90  // returning.
91  static int CheckStackGuardState(Address* return_address,
92  Code* re_code,
93  Address re_frame);
94 
95  private:
96  // Offsets from frame_pointer() of function parameters and stored registers.
97  static const int kFramePointer = 0;
98 
99  // Above the frame pointer - Stored registers and stack passed parameters.
100  // Register 4..11.
101  static const int kStoredRegisters = kFramePointer;
102  // Return address (stored from link register, read into pc on return).
103  static const int kReturnAddress = kStoredRegisters + 8 * kPointerSize;
105  // Stack parameters placed by caller.
109  static const int kDirectCall = kStackHighEnd + kPointerSize;
110  static const int kIsolate = kDirectCall + kPointerSize;
111 
112  // Below the frame pointer.
113  // Register parameters stored by setup code.
114  static const int kInputEnd = kFramePointer - kPointerSize;
115  static const int kInputStart = kInputEnd - kPointerSize;
116  static const int kStartIndex = kInputStart - kPointerSize;
117  static const int kInputString = kStartIndex - kPointerSize;
118  // When adding local variables remember to push space for them in
119  // the frame in GetCode.
122  // First register address. Following registers are below it on the stack.
124 
125  // Initial size of code buffer.
126  static const size_t kRegExpCodeSize = 1024;
127 
128  static const int kBacktrackConstantPoolSize = 4;
129 
130  // Load a number of characters at the given offset from the
131  // current position, into the current-character register.
132  void LoadCurrentCharacterUnchecked(int cp_offset, int character_count);
133 
134  // Check whether preemption has been requested.
136 
137  // Check whether we are exceeding the stack limit on the backtrack stack.
139 
140 
141  // Generate a call to CheckStackGuardState.
143 
144  // The ebp-relative location of a regexp register.
145  MemOperand register_location(int register_index);
146 
147  // Register holding the current input position as negative offset from
148  // the end of the string.
149  inline Register current_input_offset() { return r6; }
150 
151  // The register containing the current character after LoadCurrentCharacter.
152  inline Register current_character() { return r7; }
153 
154  // Register holding address of the end of the input string.
155  inline Register end_of_input_address() { return r10; }
156 
157  // Register holding the frame address. Local variables, parameters and
158  // regexp registers are addressed relative to this.
159  inline Register frame_pointer() { return fp; }
160 
161  // The register containing the backtrack stack top. Provides a meaningful
162  // name to the register.
163  inline Register backtrack_stackpointer() { return r8; }
164 
165  // Register holding pointer to the current code object.
166  inline Register code_pointer() { return r5; }
167 
168  // Byte size of chars in the string to match (decided by the Mode argument)
169  inline int char_size() { return static_cast<int>(mode_); }
170 
171  // Equivalent to a conditional branch to the label, unless the label
172  // is NULL, in which case it is a conditional Backtrack.
173  void BranchOrBacktrack(Condition condition, Label* to);
174 
175  // Call and return internally in the generated code in a way that
176  // is GC-safe (i.e., doesn't leave absolute code addresses on the stack)
177  inline void SafeCall(Label* to, Condition cond = al);
178  inline void SafeReturn();
179  inline void SafeCallTarget(Label* name);
180 
181  // Pushes the value of a register on the backtrack stack. Decrements the
182  // stack pointer by a word size and stores the register's value there.
183  inline void Push(Register source);
184 
185  // Pops a value from the backtrack stack. Reads the word at the stack pointer
186  // and increments it by a word size.
187  inline void Pop(Register target);
188 
189  Isolate* isolate() const { return masm_->isolate(); }
190 
192 
193  // Which mode to generate code for (Latin1 or UC16).
195 
196  // One greater than maximal register index actually used.
198 
199  // Number of registers to output at the end (the saved registers
200  // are always 0..num_saved_registers_-1)
202 
203  // Labels used internally.
208  Label exit_label_;
211 };
212 
213 #endif // V8_INTERPRETED_REGEXP
214 
215 
216 }} // namespace v8::internal
217 
218 #endif // V8_ARM_REGEXP_MACRO_ASSEMBLER_ARM_H_
Isolate * isolate() const
Definition: assembler.h:62
virtual void PushRegister(int register_index, StackCheckFlag check_stack_limit)
virtual void CheckNotCharacter(unsigned c, Label *on_not_equal)
virtual void CheckCharacterAfterAnd(unsigned c, unsigned mask, Label *on_equal)
virtual void IfRegisterGE(int reg, int comparand, Label *if_ge)
virtual void SetCurrentPositionFromEnd(int by)
void CallCheckStackGuardState(Register scratch)
virtual void LoadCurrentCharacter(int cp_offset, Label *on_end_of_input, bool check_bounds=true, int characters=1)
virtual void CheckGreedyLoop(Label *on_tos_equals_current_position)
virtual void Bind(Label *label)
virtual void ReadStackPointerFromRegister(int reg)
virtual void PopRegister(int register_index)
virtual void CheckNotBackReferenceIgnoreCase(int start_reg, Label *on_no_match)
virtual void AdvanceCurrentPosition(int by)
MemOperand register_location(int register_index)
virtual void IfRegisterLT(int reg, int comparand, Label *if_lt)
virtual void WriteCurrentPositionToRegister(int reg, int cp_offset)
virtual void CheckNotBackReference(int start_reg, Label *on_no_match)
virtual void CheckAtStart(Label *on_at_start)
virtual void CheckPosition(int cp_offset, Label *on_outside_input)
virtual void ReadCurrentPositionFromRegister(int reg)
void BranchOrBacktrack(Condition condition, Label *to)
static int CheckStackGuardState(Address *return_address, Code *re_code, Address re_frame)
virtual void SetRegister(int register_index, int to)
virtual void WriteStackPointerToRegister(int reg)
virtual void GoTo(Label *label)
virtual void CheckBitInTable(Handle< ByteArray > table, Label *on_bit_set)
virtual void PushBacktrack(Label *label)
virtual void AdvanceRegister(int reg, int by)
void SafeCall(Label *to, Condition cond=al)
virtual void CheckNotAtStart(Label *on_not_at_start)
virtual void ClearRegisters(int reg_from, int reg_to)
void LoadCurrentCharacterUnchecked(int cp_offset, int character_count)
virtual void IfRegisterEqPos(int reg, Label *if_eq)
RegExpMacroAssemblerARM(Mode mode, int registers_to_save, Zone *zone)
virtual void CheckNotCharacterAfterMinusAnd(uc16 c, uc16 minus, uc16 mask, Label *on_not_equal)
virtual void CheckCharacterNotInRange(uc16 from, uc16 to, Label *on_not_in_range)
virtual void CheckNotCharacterAfterAnd(unsigned c, unsigned mask, Label *on_not_equal)
virtual void CheckCharacterLT(uc16 limit, Label *on_less)
virtual Handle< HeapObject > GetCode(Handle< String > source)
virtual void CheckCharacterInRange(uc16 from, uc16 to, Label *on_in_range)
virtual void CheckCharacter(unsigned c, Label *on_equal)
virtual bool CheckSpecialCharacterClass(uc16 type, Label *on_no_match)
virtual IrregexpImplementation Implementation()
virtual void CheckCharacterGT(uc16 limit, Label *on_greater)
enable harmony numeric enable harmony object literal extensions Optimize object Array DOM strings and string trace pretenuring decisions of HAllocate instructions Enables optimizations which favor memory size over execution speed maximum source size in bytes considered for a single inlining maximum cumulative number of AST nodes considered for inlining trace the tracking of allocation sites deoptimize every n garbage collections perform array bounds checks elimination analyze liveness of environment slots and zap dead values flushes the cache of optimized code for closures on every GC allow uint32 values on optimize frames if they are used only in safe operations track concurrent recompilation artificial compilation delay in ms do not emit check maps for constant values that have a leaf deoptimize the optimized code if the layout of the maps changes enable context specialization in TurboFan execution budget before interrupt is triggered max percentage of megamorphic generic ICs to allow optimization enable use of SAHF instruction if enable use of VFP3 instructions if available enable use of NEON instructions if enable use of SDIV and UDIV instructions if enable use of MLS instructions if enable loading bit constant by means of movw movt instruction enable unaligned accesses for enable use of d16 d31 registers on ARM this requires VFP3 force all emitted branches to be in long enable alignment of csp to bytes on platforms which prefer the register to always be expose gc extension under the specified name show built in functions in stack traces use random jit cookie to mask large constants minimum length for automatic enable preparsing CPU profiler sampling interval in microseconds trace out of bounds accesses to external arrays default size of stack region v8 is allowed to maximum length of function source code printed in a stack trace min size of a semi the new space consists of two semi spaces print one trace line following each garbage collection do not print trace line after scavenger collection print cumulative GC statistics in only print modified registers Trace simulator debug messages Implied by trace sim abort randomize hashes to avoid predictable hash Fixed seed to use to hash property Print the time it takes to deserialize the snapshot A filename with extra code to be included in the A file to write the raw snapshot bytes to(mksnapshot only)") DEFINE_STRING(raw_context_file
enable harmony numeric enable harmony object literal extensions Optimize object Array DOM strings and string trace pretenuring decisions of HAllocate instructions Enables optimizations which favor memory size over execution speed maximum source size in bytes considered for a single inlining maximum cumulative number of AST nodes considered for inlining trace the tracking of allocation sites deoptimize every n garbage collections perform array bounds checks elimination analyze liveness of environment slots and zap dead values flushes the cache of optimized code for closures on every GC allow uint32 values on optimize frames if they are used only in safe operations track concurrent recompilation artificial compilation delay in ms do not emit check maps for constant values that have a leaf deoptimize the optimized code if the layout of the maps changes enable context specialization in TurboFan execution budget before interrupt is triggered max percentage of megamorphic generic ICs to allow optimization enable use of SAHF instruction if enable use of VFP3 instructions if available enable use of NEON instructions if enable use of SDIV and UDIV instructions if enable use of MLS instructions if enable loading bit constant by means of movw movt instruction enable unaligned accesses for enable use of d16 d31 registers on ARM this requires VFP3 force all emitted branches to be in long enable alignment of csp to bytes on platforms which prefer the register to always be expose gc extension under the specified name show built in functions in stack traces use random jit cookie to mask large constants minimum length for automatic enable preparsing CPU profiler sampling interval in microseconds trace out of bounds accesses to external arrays default size of stack region v8 is allowed to maximum length of function source code printed in a stack trace min size of a semi the new space consists of two semi spaces print one trace line following each garbage collection do not print trace line after scavenger collection print cumulative GC statistics in name
enable harmony numeric enable harmony object literal extensions Optimize object Array DOM strings and string trace pretenuring decisions of HAllocate instructions Enables optimizations which favor memory size over execution speed maximum source size in bytes considered for a single inlining maximum cumulative number of AST nodes considered for inlining trace the tracking of allocation sites deoptimize every n garbage collections perform array bounds checks elimination analyze liveness of environment slots and zap dead values flushes the cache of optimized code for closures on every GC allow uint32 values on optimize frames if they are used only in safe operations track concurrent recompilation artificial compilation delay in ms do not emit check maps for constant values that have a leaf deoptimize the optimized code if the layout of the maps changes enable context specialization in TurboFan execution budget before interrupt is triggered max percentage of megamorphic generic ICs to allow optimization enable use of SAHF instruction if enable use of VFP3 instructions if available enable use of NEON instructions if enable use of SDIV and UDIV instructions if enable use of MLS instructions if enable loading bit constant by means of movw movt instruction enable unaligned accesses for enable use of d16 d31 registers on ARM this requires VFP3 force all emitted branches to be in long mode(MIPS only)") DEFINE_BOOL(enable_always_align_csp
const int kPointerSize
Definition: globals.h:129
const Register r10
const Register r6
const Register fp
const Register r5
byte * Address
Definition: globals.h:101
const Register r8
uint16_t uc16
Definition: globals.h:184
const Register r7
Debugger support for the V8 JavaScript engine.
Definition: accessors.cc:20